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Abstract
Recent study shows that a wide deep network can ob-
tain accuracy comparable to a deeper but narrower net-
work. Compared to narrower and deeper networks, wide
networks employ relatively less number of layers and have
various important benefits, such that they have less running
time on parallel computing devices, and they are less af-
fected by gradient vanishing problems. However, the pa-
rameter size of a wide network can be very large due to
use of large width of each layer in the network. In order to
keep the benefits of wide networks meanwhile improve the
parameter size and accuracy trade-off of wide networks, we
propose a binary tree architecture to truncate architecture
of wide networks by reducing the width of the networks.
More precisely, in the proposed architecture, the width is
continuously reduced from lower layers to higher layers in
order to increase the expressive capacity of network with
a less increase on parameter size. Also, to ease the gradi-
ent vanishing problem, features obtained at different layers
are concatenated to form the output of our architecture. By
employing the proposed architecture on a baseline wide net-
work, we can construct and train a new network with same
depth but considerably less number of parameters. In our
experimental analyses, we observe that the proposed archi-
tecture enables us to obtain better parameter size and ac-
curacy trade-off compared to baseline networks using var-
ious benchmark image classification datasets. The results
show that our model can decrease the classification error
of baseline from 20.43% to 19.22% on Cifar-100 using only
28% of parameters that baseline has. Code is available at
https://github.com/ZhangVision/bitnet
1. Introduction
Recently, Deep Neural Networks (DNNs) have achieved
impressive results for many image classification tasks [14,
22, 17, 26, 6, 27, 7, 25]. Various architectures of DNNs
have been proposed in order to improve classification ac-
curacy. One approach used to improve accuracy of a DNN
input
output
forward	propagation
backward	propagation
256
256
256
block
layer
128
64 644
32 32
128
ContactenationConcat ation
input
output
Figure 1. Left: A conventional architecture [6]. Right: Proposed
binary tree architecture. Arrows indicate data flow. The numbers
depicted in the rectangle denote the width of the layer. Both archi-
tectures have depth 3 and output width 256. Our architecture has
considerably less number of parameters.
is to widen each layer while keeping the depth unchanged.
For instance, it is empirically shown in [28] that a wide
but relatively shallow DNN can obtain accuracy comparable
to a narrow but relatively deep DNN on several classifica-
tion tasks. There are two crucial benefits of wide-shallow
DNNs. First, it usually runs faster than narrow-deep DNNs
on parallel computing devices, e.g. GPUs, as illustrated
in [28]. Also, a deep DNN with many layers may suffer
from a gradient vanishing problem. Reducing the depth
can ease this problem as shown in [9]. However, param-
eter size of DNNs may significantly increase with respect
to improvement of accuracy by widening each layer.
In this paper, we address a problem of improvement of
the parameter size and accuracy trade-off of the aforemen-
tioned wide-shallow DNNs. Specifically, given a baseline
wide-shallow DNN, we aim to construct and train a new
DNN equipped with the following two desirable properties.
• The new DNN has a depth not greater than the baseline
wide-shallow DNN so that it can keep the aforemen-
tioned two benefits.
• The new DNN can achieve comparable accuracy using
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relatively less number of parameters compared to the
baseline DNN, or can achieve better accuracy by using
the same number of parameters as baseline DNN.
Toward this end, we propose a binary tree architecture
for implementation of DNNs with a better trade-off. An
illustrative comparison of our proposed binary tree archi-
tecture and conventional architectures [6, 28] is given in
Figure 1. In conventional architectures, layers having same
width (number of channels) are sequentially stacked. In the
proposed binary tree architecture, the width of the kth layer
is D
2k−1 , where D is the width of the first layer (k = 1) (in-
put layer). Additionally, connections between layers of the
proposed architecture are established as connections used
in an asymmetric binary tree. At each kth layer of a binary
tree architecture, we have Ck = D2k−1 channels. Then,
Ck
2
of channels are connected to the channels of the k + 1st
layer. In addition, the remaining Ck2 channels are directly
concatenated to form the output of the architecture. Note
that our binary tree architecture can be generalized to fully
connected layers in which the width becomes the number of
neurons used at the layer.
Our motivation for employment of the proposed binary
tree architecture is twofold. First, we intend to increase the
expressive capacity of DNNs with a relatively small in-
crease of parameter size. In this paper, we use the defini-
tion of expressive capacity proposed in the previous work
[20, 18], where it is defined to be the maximal number of
linear regions of (decision) functions computable by the
given DNN. As shown in [20, 18], it reflects the complexity
of class decision boundary computable by the DNN. Their
results state that the maximal number of linear regions of a
fully connected feed forward neural network endowed with
ReLU [19] activation functions grows exponentially with
respect to the depth of the network, and polynomially with
respect to the width of the network (i.e., the number of neu-
rons used at each layer of the network). Following this theo-
retical result, one can increase the expressive capacity with
a small increase of the parameter size by simply stacking
more layers with small width. This leads to the first charac-
teristic structure of our binary tree architecture, which is ob-
tained by continuous decrease of the width from input layer
to higher layers by a factor of 2−1. With this specific struc-
ture, the expressive capacity grows with small increase of
the parameter size. In our experiments, a binary tree used
at convolutional layers of a DNN can increase classifica-
tion accuracy with a small increase of parameter size of the
DNN.
The second motivation for employment of our binary
tree architecture is to ease a vanishing gradient problem
observed in DNNs. While training DNNs, the magnitude
of gradient can be cumulatively reduced when it is prop-
agated from higher layers to lower layers. Therefore, the
more layers are used for propagation, the weaker gradient
will be obtained at the lower layers, which makes it diffi-
cult to train a DNN with many layers [1, 4]. Consequently,
the gradient vanishing problem suggests reduction of the
depth of a DNN, while increasing the depth may lead to effi-
cient improvement of the expressive capacity as mentioned
above. Thus, we need to trade-off between easing the gra-
dient vanishing problem and increasing the expressive ca-
pacity, which motivates our second characteristic structure
of our proposed binary tree architecture that is obtained by
concatenation of features obtained at different layers. With
this specific structure, gradients can propagate through short
path to lower layers. An illustration is given in Figure 1,
where flow of gradient propagation during backpropagation
is depicted by red dash line. For a better illustration of van-
ishing gradients, we use thicker red line to show stronger
gradient. Our empirical analyses in Section 4.4 show that
concatenation of features at lower layers can ease the gradi-
ent vanishing problem.
Our contributions are summarized as follows.
(1) We propose a binary tree architecture to improve the
trade-off between parameter size and classification accu-
racy of given baseline wide-shallow DNNs. Meanwhile,
the depth of baseline wide-shallow DNNs is not increased
to keep the benefit of running speed on parallel computing
devices.
(2) Our experimental results show that, on the Cifar
datasets, one can construct a DNN using the proposed bi-
nary tree architecture to achieve better accuracy but using
considerably less number of parameters. On the Cifar-100
dataset, our models can outperform corresponding baselines
by using only approximately 50% of baseline’s parameter
size. One of our models decreases the classification error
of baseline from 20.43% to 19.22% by using only 28% of
parameters that baseline has. On ILSVRC12 task, we con-
struct and train two DNNs using the proposed binary tree
architecture which also provide better parameter size and
classification accuracy trade-off than baseline models.
(3) We also provide a theoretical analysis of the ex-
pressive capacity of DNNs endowed with our proposed bi-
nary tree architecture as a function of its depth and width.
The theoretical results indicate that expressive capacity of
DNNs endowed with our proposed binary tree architecture
can grow with small increase of the parameter size.
The rest of this paper is organized as follows. The sec-
ond section provides the related work. In Section 3, we
introduce our binary tree architecture. Experimental results
and analyses are given in Section 4. Section 5 concludes the
paper.
2. Related Work
Recently, various architectures of convolutional neural
networks (CNNs) have been proposed [14, 17, 26, 22, 27,
25]. In [10], connections between random forest [2] and
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CNNs are investigated. Inspired by random forest, they
embedded routing functions to CNNs and obtain Condi-
tional CNNs. As shown in their experiments, Conditional
CNNs with highly branched tree architectures can improve
the accuracy-efficiency trade-off. Conditional CNNs can
be considered as symmetric full tree architectures. On the
other hand, we use an asymmetric tree architecture and
concatenate features from different layers. Another related
work, a fractal architecture used by FractalNet was pro-
posed in [15]. Fractal architecture can also be considered
as a tree architecture. Fractal architecture is different from
ours in several aspects. First, the output of a fractal archi-
tecture is element-wise mean of features obtained at differ-
ent layers. Also, all convolutional layers used in fractal ar-
chitecture use the same width, which may result in a large
parameter size if the width is large.
As shown in [12, 29], the parameter size of a trained
CNN can be reduced by constructing a new CNN with less
redundancy of weights. However, these methods may cause
a drop on accuracy after a compression of model. With our
architecture, we can boost the accuracy with less number of
parameters.
In [6], a residual architecture is proposed to construct
CNNs (ResNets). ResNets enable us to train considerably
deeper CNNs. The deepest ResNets employed for classi-
fication using the ILSVRC12 [21] and Cifar datasets have
200 and 1000 layers, respectively [6, 7], and achieved im-
pressive performance. However, a deep ResNet with many
layers may suffer from two problems. First, the running
speed on parallel computing devices may be slow compared
to the speed of shallower ones. Thus, it takes more time
to train a very deep ResNet. Also, the gradient vanishing
problem [1, 4] may also be observed on a very deep ResNet
with many layers. To address these problems, a novel train-
ing procedure called stochastic depth is introduced in [9].
It enables one to train shallow ResNets during training and
use deep ResNets for testing. Shallow ResNets can ease
the gradient vanishing problem during training, and reduce
the training time. Their experimental results show that their
proposed training procedure can improve the test accuracy
of baseline ResNets with constant depth. This indicates eas-
ing the gradient vanishing problem is crucial to train a very
deep ResNet. However, during the test time, the depth of
ResNets is the same as the depth of baseline which makes
inference speed slower.
Intuitively, a simpler way to avoid gradient vanishing
problem and accelerate the running speed during train-
ing and inference is to use a shallow network. In [28],
Zagoruyko and Komadakis use a shallow ResNet, and in-
crease the width to make the expressive capacity compara-
ble with narrow-deep ones. Interestingly, they observe that
wide-shallow CNNs can outperform its deeper-narrower
peer CNNs which have the same parameter size on the
Cifar-10/100 classification datasets. On the ILSVRC12
classification task, wide ResNets can also obtain compa-
rable accuracy with smaller depth. Their results draw our
attention to consider the wide-shallow DNNs. In their
method, the width of each layer is symmetrically increased
by the same factor. This will significantly increase the pa-
rameter size. Therefore, in this work, the proposed binary
architecture truncate architecture of wide networks by re-
ducing width of the networks considering their parameter
size and accuracy trade-off. Our motivation for employment
of binary tree architecture also considers gradient vanishing
problem, which has been shown to be crucial for training
DNNs in [9].
3. Binary Tree Architecture
In this section, we give an overview of conventional
blocks used in previous works [6, 28], and introduce our
proposed binary tree architecture. Then, we theoretically
analyze expressive capacity and parameter size of our pro-
posed binary tree architecture considering its depth and
width.
3.1. Conventional Blocks
In some CNNs [22, 6, 7, 28], a block is constructed by
a stack of K convolutional layers. At each kth layer, k =
1, 2, . . . ,K, we compute
Xk = fk(Xk−1;Wk), (1)
where X0 := X ∈ Rw×h×c. X is an input tensor of fea-
tures given to the block, Xk ∈ Rws ×hs×D is the tensor of
features obtained at the output of kth layer, c is the number
of channels, w is the width and h is the height of a feature
map. We assume that the number of convolutional filters
used at each layer is D, and down-sampling is performed
at the first convolutional layer by stride s. fk(Xk;Wk)
is computed by a composition of a convolution operation,
batch normalization [11] and nonlinear function σ, where
Wk denotes a set of trainable parameters used at the kth
layer, e.g. the filter weights. The output feature tensor of the
block is obtained at the last layer Y := XK ∈ Rws ×hs×D.
In (1), we omit shortcut connection and element-wise ad-
dition used in [6] to simplify the notation. We refer to the
block defined in (1) as a conventional block (ConvenBlock)
with width D and depth K in the following sections. An
illustration of ConvenBlock with width 256 and depth 3 is
given in Figure 1 (left).
3.2. Binary Tree Blocks
We define a binary tree block (BitBlock) by a binary tree
T = (V, E), where V is the set of nodes residing in the
block, and E is the set of edges that connect the nodes. The
architecture of a BitBlock is determined by its width D and
3
depth K, where D is the channel number, i.e. number of
feature tensors provided by the BitBlock at the output, and
K is the depth of the binary tree T , as follows.
• At the root of a BitBlock T denoted by
v0 ∈ V , we have a feature tensor denoted by
X0,l := X ∈ Rw×h×c, where X is given as an input
to the block.
• At each kth layer (level) of a BitBlock, we apply two
mapping functions fk,l and fk,r to the input feature
tensorXk−1,l. Then, we compute a feature tensorXk,l
having D
2k
channels on a left child node of vk−1, and a
feature tensor Xk,r having D2k channels on a right child
node of vk−1 at the kth layer of T . The feature tensor
Xk,l is further fed to the next k + 1st layer. More
precisely, at each kth level, we compute
Xk,l = fk,l(Xk−1,l;Wk,l),
Xk,r = fk,r(Xk−1,l;Wk,r).
(2)
• Finally, feature tensors computed at all right child
nodes at each kth level of T , and the feature tensors
computed at the left child node at the last Kth level
of T are concatenated across channels to construct the
output feature tensor of the BitBlock by
Y = concat(X1,l •X2,l • · · · •XK,l •XK,r). (3)
The size of concatenated tensor Y is (ws × hs ×D). In
the case of down-sampling, we apply a stride s at the
first layer as utilized in ConvenBlocks.
We note that D is divided by 2K . Moreover, if K = 1,
then the BitBlock T reduces to a single convolution layer.
Our BitBlocks can also be applied to fully connected layers
using a feature tensor X ∈ R1×1×C . We denote it by fully
connected BitBlock. An illustration of proposed BitBlock
with width 256 and depth 3 is given in Figure 1 (right). We
can construct a DNN by stacking multiple BitBlocks. A
DNN endowed with BitBlocks is called as a BitNet in this
paper.
3.3. A Theoretical Analyses of Expressive Capacity
of Binary Tree Blocks
In this section, we theoretically analyze expressive ca-
pacity and parameter size of the proposed binary tree block
with respect to its depth and width when it is used at fully
connected layers. We use the definition of expressive ca-
pacity proposed in the previous work [20, 18]. Precisely,
expressive capacity of a DNN is defined by the maximal
number of linear regions of (decision) functions computable
by the given DNN. The formal definition of linear regions
of a function is given as follows.
Definition 3.1 (Linear Region). Given a function f(·) with
n-dimensional input space Rn, a linear region Rni of f(·)
is a subspace of its input space, such that f(·) computes a
linear mapping on that linear region, i.e. ∀x ∈ Rni , f(x) :=
wix+ bi and ∀x /∈ Rni , f(x) :6= wix+ bi.
Consider a decision function f(·) computed by a DNN,
then the more number of linear regions f(·) has, the more
complex input-output mapping the DNN can compute. In
other words, the DNN can compute more complex decision
boundary and solve more complex classification tasks. A
multilayer perceptron network implementing a linear acti-
vation function computes a linear mapping between input
and output. Thus, it only has 1 linear region, i.e. the whole
input space.
We provide the following two theoretical results regard-
ing i) computation of the parameter size, and ii) computa-
tion of the maximal number of linear regions of functions
computable by a fully connected conventional network and
a BitNet. Proofs of the theorems are given in the supple-
mental material. We first provide the results for conven-
tional networks that can be easily derived using the results
given in [18].
Corollary 3.2. Suppose that we are given a fully connected
neural network stacked by L fully connected ConvenBlocks
each having width D and depth K. The parameter size
of the given network is O(LKD2). The maximal number
of linear regions of functions that can be computed by the
given network in an n-dimensional (D ≥ n) input space is
lower bounded by O((Dn )nKL). 
The expressive capacity of our proposed BitNet is given
as follows.
Proposition 3.3. Suppose that we are given a BitNet
stacked by L fully connected BitBlocks each having width
D and depth K. The parameter size of the given BitNet is
O
(
4
3L
(
1− 1
4K
)
D2
)
. The maximal number of linear regions
of functions that can be computed by the given BitNet in an
n-dimensional (D ≥ 2Kn) input space is lower bounded by
O
((
D
2Kn
)nKL)
. 
As we observe from these results, when D and L are
fixed, asK increases, the expressive capacity of BitNets can
grow with a small increase of the parameter size. Although
the expressive capacity of a fully connected conventional
network can grow faster as K increases, its parameter size
also grows faster than that of a BitNet. Although these the-
oretical results are obtained for fully connected layers, our
experimental observations reflect that the results can be ap-
plied also for the convolutional layers. In our experiments,
a binary tree used at convolutional layers of a DNN can in-
crease classification accuracy with a small increase of pa-
rameter size of the DNN.
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4. Experimental Results
We empirically analyze the proposed binary tree archi-
tecture using various baseline ResNets and several bench-
mark image classification datasets. We also analyze the gra-
dient vanishing problem of the proposed binary tree archi-
tecture. In the implementation of BitNets, given a baseline
ResNet, we can construct a BitNet of the same depth and
the same block width with considerably fewer parameters
compared to the baseline (ResNet). We can also increase
the block width but keep the depth of baseline model by the
proposed binary tree architecture and obtain a BitNet with a
similar number of parameters. The configuration details of
BitNets are given for each classification task.
4.1. Cifar-10 and Cifar-100
Cifar-10 and Cifar-100 [13] are image datasets consist-
ing of 50,000 training images and 10,000 test images. The
spatial size of each image is 32×32. Cifar-10 and Cifar-100
consist of 10 and 100 categories, respectively. The architec-
tures of BitNets and ResNets used to perform analyses on
the Cifar datasets are given in Table 1. As we can see from
the table, the depth of a net is determined by the number of
blocks in each group, i.e. n, and the depth of each block,
i.e. k. The width of each block is determined by d.
We first compare performance of our proposed BitNets
and that of Wide ResNets [28] by constructing nets with
same depth and block width. Specifically, given a Wide
ResNet with fixed value of d, k, and n, we use the same
block width d for BitNet. Then, we set values of k and n for
BitNet, such that the total depth of BitNet equals to the total
depth of the given Wide ResNet. We can use different value
combinations of k and n for BitNet as long as k×n value for
BitNet equals k × n value for the given Wide ResNet. For
example, given a 38-layer Wide ResNet with (d = 4, k =
2, n = 6), we can construct a BitNet with (d = 4, k =
3, n = 4) or a BitNet with (d = 4, k = 4, n = 3), both
implying 38 layers.
For fare comparison with Wide ResNets, we use the
same training and testing setting as employed in [28].
Specifically, for data augmentation, we use a common
method used in previous works [5, 17, 6, 28]. More pre-
cisely, 4 pixels with zero values are padded on each side of
the original image to make a 40 × 40 image, from which
a 32× 32 patch is randomly cropped and randomly flipped
horizontally. For testing, the original 32×32 image is used.
Batch size is 128 that is split on two GPUs. The initial learn-
ing rate is 0.1, and is reduced by 0.2 on the 60th, 120th and
160th epoch. The training is finished at the 200th epoch.
Table 2 provides the comparative results for several Wide
ResNets and BitNets, which are designed with the same
width and depth. As we can see from the results, using the
same depth and width, BitNet has considerably less num-
ber of parameters and FLOPs. Moreover, BitNets can out-
Group Name Configuration Output Size
conv1 conv, 16 channels 32× 32
conv2 block(d× 16, k)× n 32× 32
conv3(↓) block(d× 32, k)× n 16× 16
conv4(↓) block(d× 64, k)× n 8× 8
gap global average pooling 1× 1
fc 10 or 100-way softmax
Table 1. The CNN architecture employed for classification using
the Cifar-10 and Cifar-100. BitNets use BitBlock as block type,
and ResNets use ConvenBlock with residual connection. k de-
notes the depth of each block (k = 2 for all ResNets used in this
paper). d determines the width of each block. n denotes a stack of
n blocks. All convolutional layers use filters of size 3 × 3. Batch
Normalization is used at every convolutional layer before ReLU.
Down-sampling is performed by applying stride 2 at the first con-
volutional layer of the first block in Group conv3 and conv4.
perform Wide ResNets using considerably less number of
parameters. We compare BitNets with four baseline Wide
ResNets. In the analyses, we obtained the following results:
(1) A Wide ResNet having (d = 4, k = 2, n = 6) is
the deepest and narrowest architecture among four baseline
architectures. The BitNet (d = 4, k = 4, n = 3) and the
BitNet (d = 4, k = 3, n = 4) can obtain comparable per-
formance with this baseline and the parameter size is only
30% and 41% of that of baseline, respectively. The BitNet
(d = 4, k = 2, n = 6) is constructed by using more num-
ber of blocks but reduce the depth of each block. As shown
in Section 4.4, this BitNet suffers from a gradient vanish-
ing problem during the training due to use of small k and
a large n. As a result, the performance slightly degrades.
BitNet (d = 4, k = 6, n = 2) has least parameter size,
i.e. only 19% of baseline’s parameter size. However, it also
performs worst.
(2) Compared with first baseline ResNet (d = 4, k =
2, n = 6), the baseline ResNet (d = 10, k = 2, n = 2) is
wider and shallower. The BitNet (d = 10, k = 2, n = 2)
outperforms it by 1% in the Cifar100 task by using approx-
imately 56% of baseline ResNet’s parameter size. Another
configuration of BitNet (d = 10, k = 4, n = 1) uses only
one BitBlock at each group, resulting in only 23% of base-
line’s parameter size. However, the performance is also de-
graded by more than 1% using the Cifar-100 dataset. For the
Cifar-10 dataset, both BitNets obtain similar performance
compared to the baseline.
(3) For the Wide ResNet (d = 10, k = 2, n = 3), both
BitNets obtain more than 1% performance boost using the
Cifar-100 dataset. For the Cifar-10 dataset, the performance
boost is more than 0.5%. Notably, the parameter size of the
BitNet (d = 10, k = 3, n = 2) is only 38% of the parameter
size of the baseline.
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Model Depth Param FLOP Cifar10 Cifar100
NIN [17] - - - 8.81 35.67
ELU [3] - - - 6.55 24.28
DSN [16] - - - 7.97 34.57
AllCNN [23] - - - 7.25 33.71
ResNet [6] 1202 10.2M - 4.91 −
preact-ResNet [7] 1001 10.2M - 4.62 22.71
Stochastic Depth ResNet [9] 110 1.7M - 5.25 24.98
FractalNet [15] 40 22.9M - 5.24 22.49
Wide ResNet (d=4,k=2,n=6) [28] 38 8.9M 1.34× 109 4.97 22.89
BitNet (d=4,k=3,n=4) 38 3.7M 0.53× 109 4.82 22.19
BitNet (d=4,k=4,n=3) 38 2.7M 0.39× 109 4.65 22.60
BitNet (d=4,k=2,n=6) 38 5.4M 0.78× 109 5.31 23.22
BitNet (d=4,k=6,n=2) 38 1.7M 0.24× 109 4.77 23.87
Wide ResNet (d=10,k=2,n=2) [28] 14 17.1M 2.64× 109 4.56 21.59
BitNet (d=10,k=2,n=2) 14 9.6M 1.32× 109 4.17 20.48
BitNet (d=10,k=4,n=1) 14 3.9M 0.49× 109 4.97 23.88
Wide ResNet (d=10,k=2,n=3) [28] 20 26.8M 4.06× 109 4.44 20.75
BitNet (d=10,k=2,n=3) 20 15.6M 2.21× 109 3.78 19.29
BitNet (d=10,k=3,n=2) 20 10.2M 1.41× 109 3.81 19.37
Wide ResNet (d=12,k=2,n=4) [28] 26 52.5M 7.87× 109 4.33 20.43
BitNet (d=12,k=2,n=4) 26 31.2M 4.45× 109 4.07 19.06
BitNet (d=12,k=4,n=2) 26 14.9M 2.06× 109 4.11 19.22
Table 2. Classification error (%) of CNNs for the Cifar-10/100 datasets. Using the same depth and block width, our BitNets can outperform
Wide ResNets with considerably less number of parameter size. Underlined numbers indicate the best performance among models having
the same depth and same block width. Bold numbers denote the best performance obtained for all models. Definition of d, k and n are
given in Table 1. All of Wide ResNets and our BitNets are trained using data augmentation and without using dropout.
(4) The Wide ResNet (d = 12, k = 2, n = 4) has the
largest parameter size among four baseline models. Our
two BitNets both outperform the baseline by more than 1%
accuracy. Note that the parameter size of the BitNet (d =
12, k = 4, n = 2) is only 28% of that of the baseline.
We emphasize that the performance of baseline Wide
ResNets are already close to the state-of-the-art. Thus more
than 1% boost of the accuracy is obtained. To summa-
rize, most of our BitNets can achieve better or approxi-
mately equal accuracy using less number of parameters,
which indicates that our binary tree architecture can im-
prove the parameter size and accuracy trade-off of baseline
Wide ResNets. There are two BitNets whose accuracy are
roughly 1% lower than that of their baselines. This is possi-
bly because they use too less number of BitBlocks causing
insufficient expressive capacity. The rest of BitNets obtain
sufficient expressive capacity with a relatively less number
of parameter size. Compared with other previous models
such as Stochastic Depth ResNet [9] and FractalNet [15],
our BitNets can outperform them using less number of pa-
rameter size.
4.2. ILSVRC12
To evaluate the proposed architecture on a large scale
image classification task, we also use the training and val-
idation dataset of ILSVRC12 [21], which consists of 1.3M
training images and 50,000 validation images belonging to
1000 categories. During training, data augmentation and
image preprocessing methods are used as follows. The
image is cropped by scale and aspect ratio augmentation
method [26], and then resized to 224 × 224. A random
horizontal flip is also applied. The input images are mean
subtracted and variance normalized on each RGB channel.
The color distortion methods proposed in [14] and [8] are
both used. For validation, the image is resized such that its
shorter side is 256, and a center crop of 224× 224 are used
to test. Batch size is 256 split on 8 GPUs. The initial learn-
ing rate is 0.1 and is reduced by 10−1 at each 30 epoch.
The training is finished at the 90th epoch. Following [6],
stochastic gradient descent (SGD) with momentum 0.9 is
used as our optimizer and the weight decay is set as 0.0001.
Batch Normalization is used in every convolutional layer
before ReLU. We didn’t use dropout [24] in any BitNet.
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Group BitNet-26 BitNet-34 Output Size
conv1 conv 7× 7, 64 channels, stride 2 112× 112
conv2
max pooling 3× 3, stride 2
56× 56
b(128, 3)× 2 b(256, 4)× 2
conv3
b(192, 3)× 1 b(384, 4)× 2
28× 28
b(256, 3)× 1
conv4 b(384, 3)× 2 b(512, 4)× 2 14× 14
conv5
b(512, 3)× 1 b(768, 4)× 2
7× 7
b(768, 3)× 1
gap global average pooling 1× 1
fc 1000-way softmax
Param. 12.79M 22.99M
FLOP 2.8× 109 7.8× 109
Depth 26 34
Table 3. Structure of BitNets used for ILSVRC12 classification
task. b(d, k)×n refers to a stack of n BitBlocks with width d and
depth k. All convolutional layers employed in each BitBlock use
filters of size 3× 3. The output size is reduced by applying stride
2 at the first convolutional layer of first block in some Groups.
In this task, we construct two BitNets (BitNet-26 and
BitNet-34) in order to compare their performance with that
of ResNet-34 [6]. The details of models are given in Ta-
ble 3. The classification results are given in Table 4. The
results show that our BitNets have better parameter size
and accuracy trade-off than ResNets. Specifically, BitNet-
34 outperforms ResNet-34 B by 1% using same parame-
ter size, while their depth is the same. Another smaller
BitNet-26 obtains 1% higher error compared to ResNet-
34 B. However it is shallower and the parameter size is
approximately 50% of ResNet-34 B. Compared to model
FractalNet-34, BitNet-34 also outperforms it. BitNet-26
outperforms ResNet-18 B by approximately 2% accuracy
using the same number of parameters. Increasing the wide
of ResNet-18 by methods in [28] can improve the accuracy.
However the cost for the improvement is also huge. BitNet-
26 and ResNet-18 B width ×2 have comparable accuracy,
but the parameter size of our BitNet is almost two times
smaller than that of ResNet. Similarly, the parameter size
of BitNet-34 is only 50% of ResNet-18 width ×3.
4.3. Experimental Analyses of Depth of BitBlock
Also, we observe that using the same width d and
same number of BitBlocks n, BitBlocks having different
depth may provide different performance (see BitNet (d =
10, k = 3, n = 2) and BitNet (d = 10, k = 2, n = 2)
in Table 2). Thus, we further analyze how performance
of BitNets changes with respect to the depth of BitBlocks.
Specifically, we evaluate BitNet (d = 4, k, n = 4) (a deep-
narrow one) and BitNet (d = 12, k, n = 2) (a relatively
Model
Single
Crop
Ten
Crop
Param
ResNet-18 B [6] 30.43 28.22 13.1M
Width ×2 [28] 27.06 − 25.9M
Width ×3 [28] 25.58 − 45.6M
FractalNet-34 [15] − 24.12 −
ResNet-34 B [6] 26.73 24.76 23.2M
Width ×2 [28] 24.5 − 48.6M
BitNet-26 27.74 25.83 12.8M
BitNet-34 25.46 23.77 23.0M
Table 4. Single model, Top-1 classification error (%) obtained us-
ing ILSVRC12 validation dataset.
BitNet
(d = 4, k, n = 4)
BitNet
(d = 12, k, n = 2)
Param. Cifar10/100 Param. Cifar10/100
k = 1 2.7M 4.98/23.54 10.3M 6.02/23.80
k = 2 3.5M 4.68/22.72 13.8M 4.02/19.86
k = 3 3.7M 4.82/22.19 14.7M 3.98/18.97
k = 4 3.7M 4.69/22.65 14.9M 4.11/19.22
k = 5 3.7M 4.69/22.86 15.0M 4.09/18.95
k = 6 3.7M 4.77/22.69 15.0M 4.19/19.51
Table 5. Cifar-10/100 classification error (%) of two BitNets with
respect to k. Definition of d, n, and k are given in Table 1.
shallower-wider one) by setting different values to k. The
results are given in Table 5. As illustrated in the table, as k
increases, both BitNets gain a performance boost due to an
increase on the expressive capacity. Note that for the Bit-
Net (d = 12, k, n = 2) employed using the Cifar-100, there
is almost a 4% performance boost from k = 1 to k = 2
with a 33% increase of parameter size. We observe that
the performance boosts further as k increases. These ob-
servations match our theoretical analyses provided in Sec-
tion 3.3, which states that as d and n are fixed, increasing
k can increase the expressive capacity of a BitNet with a
small increase of parameter size. However, the boosting
trend tends to be saturated after k ≥ 3, and the increase of
parameter size is also neglectable. This can be explained
as follows. As k increases, the width of convolutional layer
also decreases in the binary tree architecture resulting in a
saturated expressive capacity. Additionally, we also observe
that wider BitNets (d = 12) gain more performance boost
than a narrower Bitnet (d = 4) with the same increase on k.
This is simply because the increased layers in the wider Bit-
Net are wider than narrower one, thus it can increase more
expressive capacity.
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Figure 2. Mean magnitude (L2-norm) of gradient of the first
convolutional layer computed per epoch during the training.
b(d, k, n)−m refers to an m-layer BitNet with structure configu-
ration (d, k, n) defined in Table 1. Best viewed in color print.
4.4. Experimental Analyses of Gradient Vanishing
Problem
In this section, we analyze our BitNets considering the
gradient vanishing problem. Specifically, during the train-
ing of a BitNet or Wide ResNet employed using the Cifar-
100, we compute the mean magnitude (L2-norm) of gradi-
ent obtained at the first convolutional layer per epoch. The
results are given in Figure 2. We analyze 9 models having
different depth but same width d = 4. In the figure, wide
resnet-38 refers to the Wide ResNet (d = 4, k = 2, n = 6)
having 38 layers and plainnet-38 is the one designed with-
out using residual shortcut connections. Models denoted by
b(d, k, n)−m are proposed BitNets andm is the total depth.
As we can see from the figure, for all models having
38 layers, our BitNet b(4, 6, 2) − 38 shows the strongest
magnitude, even stronger than wide resnet-38. This results
indicates that using concatenation in the proposed binary
tree architecture can ease the gradient vanishing problem.
We also observe that gradient becomes weaker as the num-
ber of blocks n is increased and the depth k of each Bit-
Block is reduced. For instance, for all 38 layers BitNets, the
magnitude can be roughly sorted by b(4, 2, 6)− 38 weaker
than b(4, 3, 4)−38 weaker than b(4, 4, 3)−38 weaker than
b(4, 6, 2) − 38 according to the strength of the magnitude.
This observation reflects that as n increases and k decreases,
features obtained at less number of lower layers are concate-
nated to form the output of each BitBlock. In general, the
gradients propagate more layers to reach lower layers.
We also analyze how the gradient magnitude changes
with respect to BitBlock’s depth k if d and n are fixed. As
we can see, b(4, 1, 2) − 8 shows the strongest magnitude
Model Param. Error
wide resnet-38 8.9M 22.89
plainnet-38 8.9M 29.13
b(4, 1, 2)− 8 1.2M 29.19
b(4, 2, 2)− 14 1.5M 25.45
b(4, 4, 2)− 26 1.7M 22.72
b(4, 6, 2)− 38 1.7M 23.87
b(4, 2, 6)− 38 5.4M 23.22
b(4, 3, 4)− 38 3.7M 22.19
b(4, 4, 3)− 38 2.7M 22.60
Table 6. Cifar-100 classification error (%) of the models illustrated
in Figure 2.
of gradient among all nine models as expected because it
is the shallowest model. By increasing k, we observe that
for BitNet b(4, 2, 2) − 14 and b(4, 4, 2) − 26, the magni-
tude is decreased because more layers are used to propagate
gradient in BitBlocks.
The errors obtained for nine models are given in Ta-
ble 6. Although b(4, 1, 2) − 8 and b(4, 2, 2) − 14 show
stronger gradient magnitude than wide resnet-38, they pro-
vide higher classification errors. This is mainly because
the depth of these two BitNets is too small resulting in in-
sufficient expressive capacity. BitNet b(4, 4, 3) − 38 ob-
tains comparable classification performance by using larger
depth. The gradient magnitude of BitNet b(4, 4, 3) − 38
is also comparable with that of resnet, which benefits from
the proposed binary tree architecture. Without using binary
tree architecture, the gradient magnitude of plainnet-38 is
weaker than that of resnet-38 and the final classification er-
ror is larger.
5. Conclusions
In this paper, we introduce and analyze a binary tree ar-
chitecture to truncate architecture of wide networks consid-
ering their parameter size and accuracy trade-off. In the
proposed architecture, the width at each layer is continu-
ously reduced from lower layers to higher layers. Also, fea-
tures obtained at different layers are concatenated to form
the output of our architecture. In our experiments, the net-
works which are designed using the proposed architecture,
called BitNets, can obtain better parameter size and ac-
curacy trade-off on several benchmark datasets compared
to baseline networks endowed with conventional architec-
tures. Additionally, in our experimental analyses, we ob-
serve that the concatenation structure can ease the gradient
vanishing problem. We also provide a theoretical analyses
of the expressive capacity of BitNets. In our future work,
we plan to use BitNets for object detection tasks.
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Supplemental Material
In the supplemental material, we provide the proofs of
Corollary 3.2 and Proposition 3.3 in Section 3.3 in the main
paper. We also show training errors of proposed BitNets
used in our experiments.
A. Proofs
Proof of Corollary 3.2. The total depth of the given net-
work is LK. Thus, the parameter size is O(LKD2). Also,
according to Corollary 5 of [18], the maximal number of
linear region of functions that can be computed by the given
network in an n-dimensional (D > n) input space is lower
bounded by O((Dn )n(KL−1)Dn), which can be simplified
by a looser bound O((Dn )nKL) and resulting in our corol-
lary.
Proof of Proposition 3.3. According to the definition of
BitBlock, the width of kth layer in a BitBlock is D
2(k−1) .
Thus, the parameter size of the given BitBlock can be com-
puted by,
K∑
k=1
( D
2(k−1)
)2
=
4
3
(
1− 1
4K
)
D2
.
Thus, the parameter size of L stacked BitBlocks is
O
(
4
3L
(
1 − 1
4K
)
D2
)
. According to Theorem 4 of [18],
the maximal number of linear regions of functions that
can be computed by a given BitBlock in an n-dimensional
(D ≥ 2Kn) input space is lower bounded by
K∏
k=1
( D
2kn
)n
=
(D
n
)nK
2
−n(1+K)K
2
>
(D
n
)nK
2−nKK
=
( D
2Kn
)nK
.
As a result, with L BitBlocks, the maximal number of
linear region is bounded by O
((
D
2Kn
)nKL)
.
B. Training Errors
Training and testing errors of BitNets used in our ex-
periments for Cifar-100 classification task are given in Ta-
ble 7. As shown in [20, 18], the expressive capacity reflects
Model Param. Test Err. Train Err.
Wide ResNet (d=4,k=2,n=6) 8.9M 22.89 0.018
BitNet (d=4,k=3,n=4) 3.7M 22.19 0.018
BitNet (d=4,k=4,n=3) 2.7M 22.60 0.022
BitNet (d=4,k=2,n=6) 5.4M 23.22 0.026
BitNet (d=4,k=6,n=2) 1.7M 23.87 0.028
Wide ResNet (d=10,k=2,n=2) 17.1M 21.59 0.018
BitNet (d=10,k=2,n=2) 9.6M 20.48 0.018
BitNet (d=10,k=4,n=1) 3.9M 23.88 0.020
Wide ResNet (d=10,k=2,n=3) 26.8M 20.75 0.018
BitNet (d=10,k=2,n=3) 15.6M 19.29 0.018
BitNet (d=10,k=3,n=2) 10.2M 19.37 0.018
Wide ResNet (d=12,k=2,n=4) 52.5M 20.43 0.018
BitNet (d=12,k=2,n=4) 31.2M 19.06 0.018
BitNet (d=12,k=4,n=2) 14.9M 19.22 0.018
Table 7. Cifar-100 classification error (%) of the BitNets and Wide
ResNets used in our experiments.
the complexity of class decision boundary computable by
a DNN. We use training errors to quantify the expressive
capacity of a DNN. As we can see from the table, the train-
ing errors of BitNets are close to that of the Wide ResNets,
which indicates that by using considerably less number of
parameters, the proposed BitNets can obtain expressive ca-
pacity similar to that of the Wide ResNets.
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